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Abstract The goal of this article is to compare some
optimised implementations on current high performance
platforms in order to highlight architectural trends in the
field of embedded architectures and to get an estimation of
what should be the components of a next generation vision
system. We present some implementations of robust
motion detection algorithms on three architectures: a gen-
eral purpose RISC processor—the PowerPC G4—a parallel
artificial retina dedicated to low level image processing—
Pvlsar34—and the Associative Mesh, a specialized archi-
tecture based on associative net. To handle the different
aspects and constraints of embedded systems, execution
time and power consumption of these architectures are
compared.
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1 Introduction
For more than 30 years, Moore’s law had ruled the perfor-
mance and the development of computers, speed and clock
frequency were the races to win. This trend slowly drifted as
the processing power of computers reached a seemingly
stable value. Other constraints (static current consumption,
leakage, less MIPS per gates and less MIPS per Watts) of
current technology—90 and 65 nm—gave researchers an
impulse to look for innovative directions to improve effi-
ciency and performance of their architectures. Current
challenge is to tackle power consumption to increase sys-
tems autonomy. Such technology, like IP core within
embedded systems, make the processor frequency adaptable
and lead to a finely optimised energy consumption. As image
processing and computer vision are very CPU demanding,
we focus on the impact of the architecture for a frequently
used class of algorithms: the motion detection algorithms.
Three architectural paradigms are compared:
SIMD within a register (SWAR) the impact of the SIMD
multimedia extension inside RISC processors, to
enhance performance;
Programmable artificial retina one elementary processor
per pixel for cellular massively parallel computation and
low power consumption;
Associative net impact of reconfigurable graph/net
between processors for local and global computations
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and also the impact of asynchronous processors on
power consumption.
We focus on the advantages and limitations of these
architectures through a set of benchmarks. We also show
how to modify the algorithms to take advantage of each
architecture’s specificities. We provide different perfor-
mance indexes like speed, energy required and a down-
clocking frequency to enforce real-time execution. Such
indexes provide insight on future trends in computer
architecture for embedded systems.
The paper is organized as follow. Section 2 introduces a
set of motion detection algorithms: frame difference,
Markovian relaxation, Sigma–Delta algorithm and post-
processing morphological operators. Section 3 presents the
three architectures: the PowerPC G4, Pvlsar34 (a 200
9 200 Programmable Artificial Retina) and the Associative
Mesh (an asynchronous net with SIMD functional units).
This section also provides details about how algorithms are
optimised in regard to the targeted architectures. Section 4
deals with benchmarking: benchmark of the different
algorithms in term of speed and in term of power con-
sumption. To conclude, a synthesis of two extensive
benchmarks is provided.
2 Motion detection algorithms
As the number of places observed by cameras is constantly
increasing, a natural trend is to eliminate the human
interaction within the video monitoring systems and to
design fully automatic video surveillance devices.
Although the relative importance of the low level image
processing may vary from one system to the other, the
computational weight of the low level operators is gener-
ally high, because they involve a great amount of data.
Thus, the ability of video surveillance systems to detect a
relevant event (intrusion, riot, distress, etc.) is strongly
related to the performance of some crucial image pro-
cessing functions.
Such fundamental processing step is the motion
detection, whose purpose is to partition the pixels of
every frame of the image sequence into two classes: the
background, corresponding to pixels belonging to the
static scene (label 0) and the foreground, corresponding to
pixels belonging to a moving object (label 1). A motion
detection algorithm must discriminate the moving objects
from the background as accurately as possible, without
being too sensitive to the sizes and velocities of the
objects, or to the changing conditions of the static scene.
For long autonomy and discretion purposes, the system
must not consume too much computational resources
(energy and circuit area). The motion detection is usually
the most computationally demanding function of a video
surveillance system. How the algorithm is actually com-
puted and on which architecture, then become crucial
questions.
Three algorithm/architecture pairs will be considered
here. In order to compare those very different architectures,
we will consider different versions of motion detection
algorithms with similar quality but relying on different
computational models, some of them being more adapted
to one architecture than the other.
The motion detection algorithm can be separated into
two parts: time-differentiation and spatiotemporal
regularization.
The purpose of the time-differentiation part is to pro-
vide, for every pixel x and every time index t: a measure of
the temporal variation (the observation) is denoted as Ot
and an initial value of the motion binary label is denoted as
E^t: The ‘‘frame difference’’ option is classical and fairly
obvious: the temporal derivative is approximated by a
difference between consecutive frames, whose absolute
value is used as a single motion map (observation) Ot(x)
= |It(x) - It-1(x)| and the initial value of the motion label E^t
is obtained by thresholding Ot. The ‘‘Sigma–Delta’’
option—detailed in Sect. 2.1—is a recent algorithm [31],
based on nonlinear estimation of temporal statistics of
every pixel.
The spatiotemporal regularization part aims at exploit-
ing the correlations between neighboring pixels in the
motion measures in order to improve the localization of the
moving objects. Two main options are considered here (1)
morphological filtering, detailed in Sect. 2.2 and (2) Mar-
kovian relaxation, detailed in Sect. 2.3.
So, the ‘‘Sigma–Delta’’ can be seen as a pre-processing
step for the Markovian regularization or as the main
algorithm when followed by a morphological post-
processing.
2.1 Sigma–Delta estimation
The principle of the RD algorithm is to estimate two
parameters Mt and Vt of the temporal signal It within every
pixel using RD modulations. It is composed of four steps:
(1) update the current background image Mt with a RD
filter, (2) compute the frame difference between Mt and It,
(3) update the time-variance image Vt from the difference
Ot using a RD filter and (4) estimate the initial motion label
E^t by comparing the current difference Ot and time-vari-
ance Vt.
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Apparently, the only parameter is the amplification
factor N of the difference (typical values of N are in 2–4).
The dimension of N is the number of standard deviation
used in the initialization of the motion label. In fact, the
updating frequency, which has the dimension of number of
gray level per second, can also be adapted. This is a way of
customizing the RD estimation to different kinds of motion
and image noise [32].
2.2 Morphological filtering
2.2.1 Alternate sequential filters (ASF)
The first option of morphological filtering is to perform a
sequence of dilatations and erosions using a set of struc-
turing elements of increasing size, such as a sequence of
discrete balls (Bn)n, Bn ¼ fz 2 Z2; dðz; OÞ ng; with O the
origin of the discrete plane Z2 and d a discrete distance of
Z
2: Table 1 shows the definitions of such operators.
^ and _, respectively, represent the logical AND and OR:
By convention, N0 and H0 both correspond to the identity
function. In this option, the spatiotemporal regularization is
performed by applying an alternated sequential filter of
certain size to the output of the temporal detection. Typi-
cally, Et ¼ N2ðE^tÞ:
2.2.2 Density operators
In a similar fashion, density operators are defined using a
structuring element B, except that the binary response is
based on counting-thresholding instead of ANDOR com-
binations :
DBðIÞðxÞ ¼ 1 () jfb; Iðx  bÞ ¼ 1gj h
where |S| represents the cardinality of set S and h a
threshold representing a required density of 1s. In this case,
the final label is computed using a density operator with a
ball of radius n : Et ¼ DBnðE^tÞ: Typically n equals 1, 2 or 3
and usually h ¼ djBnj=2e (majority voting).
2.2.3 Geodesic reconstruction
Defined from a binary reference image R, the geodesic
reconstruction RecR(I) of image I within reference R is the
relaxation of the geodesic dilatation of I within R: dB
R(I) =
dB(I) ^ R. Assuming that the structuring element B—
basically a discrete ball of radius 1—is defining the
topology, RecR(I) corresponds to the connected compo-
nents of R having a non-empty intersection with I.
In this option, the final label Et is computed as follows:
small connected components elimination using an opening
by reconstruction with a ball of radius n: ~Et ¼
RecE^tðcBnðE^tÞÞ; then temporal confirmation by computing
another reconstruction: Et ¼ Rec ~Etð ~Et1Þ:
The final motion label Et then corresponds to the objects
(connected components) bigger than Bn that appear on two
consecutive frames.
2.3 Markovian relaxation
Markov random field based algorithms (MRF) have
asserted themselves in a lot of image processing areas for
regularizing ill-posed problems. Albeit robust, their well-
known drawback is their CPU consumption due to a large
amount of computations, which led researchers to look for
solution to speedup its execution time, using parallel
machines or dedicated architectures [1, 2, 9, 21, 30].
We follow the MRF model introduced for motion detec-
tion purposes proposed by the LIS-Grenoble laboratory [7]
and derived from the IRISA model [4, 28]. This model is
based on the estimation of a binary (background/foreground)
motion field e given an observation field o, by maximizing a
Bayesian maximum a posteriori criterion, i.e. given a reali-
zation of the observation field o = y, finding the realization x
of the motion label field e that maximizes the conditional
probability P(e = x/o = y). Assuming that e is an MRF linked
Table 1 Morphological operators
eBðIÞðxÞ ¼ ^b2B Iðx  bÞ cB ¼ dB  eB
dBðIÞðxÞ ¼ _b2B Iðx þ bÞ uB ¼ eBdB
(a) (b)
nB ¼ uBcB Nn ¼ nBnNn1
hB ¼ cBuB Hn ¼ hBnHn1
(c) (d)
a Erosion and dilatation, b opening and closing, c alternate filters and
d alternate sequential filters
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to o with a probabilistic relation, this corresponds to finding
the motion field e that minimizes the global energy function









and UaðeðsÞ; oðsÞÞ ¼ 1
2r2
½oðsÞ WðeðsÞÞ2:
Um(e(s)) is called model energy and is designed to provide
spatiotemporal regularity in the motion field. It is based on
the Markovian modeling of e as a Gibbs field, where V is
the set of neighbors of the pixel s and the potential
functions Ve(e(s),e(r)):
V es; erð Þ ¼ bsr if es ¼ erþbsr if es 6¼ er

The bsr are positive constants whose values depend on
the nature of the neighborhood. We use a uniform 10-
connected spatiotemporal topology (see Fig. 1), with 3
different values bs = 20 for the 8 spatial neighbors, bp = 10
for the past neighbor and bf = 30 for the future neighbor.
Experimental tests demonstrate that these parameters do
not have to be tuned according to the image sequence.
Ua(e(s), o(s)) is called fitness energy and is designed to
ensure a certain level of attachment to the input data, i.e.
the observation o. This term comes from the conditional
probability of the observation field o, with respect to the
motion field e, assuming that o(s) = W(e(s)) ? n(0, r2),
with n(0, r2) a centered Gaussian noise of variance r2,
W(e(s)) = 0 if e(s) has the background value and W(e(s))
= a if e(s) has the foreground value. The a parameter can
be set to usual value 20, or updated on the fly, as the
average value of the moving observations; r2, the variance
of the moving observation, is computed for every frame.
The minimization of the global energy U is realized by
the deterministic relaxation called iterated conditional
mode (ICM): all the pixels are sequentially updated and
each pixel s is given the label e(s) corresponding to the
smallest local energy Um(e(s)) ? Ua(e(s), o(s)). Usually,
instead of a true relaxation, a limited number of scans is
performed (typically 4). The advantage is that the
computation time becomes independent of the data, in
particular of the initial value of the motion field e.
But the drawback is that the quality of the final labeling
is very dependent on that initial value, which must be close
enough to the final solution. In our algorithm, we use the
output of the RD temporal differentiation E^t; which as
proved a good choice of initial guess [31]. The observation
field o corresponds to the difference map Ot.
3 Architectures and their optimizations
In order to perform a fair comparison of these architec-
tures, the algorithm must be optimised for each one. This
section describes how the different algorithms are imple-
mented on the three architectures, the impact of the
architecture on the algorithm and how the algorithms’
structure and the architectures themselves should be mod-
ified to obtain optimised implementation.
3.1 PowerPC
The powerPC used is a PPC 7447 running at 1 GHz. It has
a 32 KB L1 cache, a 512 KB L2 cache and its power
consumption is 10 W. Its specifications are detailed in
Tables 5 and 6. From a functional point of view (Fig. 2), it
has one Load/Store Unit, one ALU, one FPU and a su-
perscalar SWAR unit: Altivec. Altivec is a multimedia
instruction set extension which has been designed to effi-
ciently accelerate image and signal processing [15]
applications. Altivec is composed of four 128-bit SWAR
units (following the Freescale vocabulary):
• Vector Permute Unit, which handles the instructions to
rearrange data within SWAR registers (permutation,
selection),
• Vector Simple Integer Unit, which handles all the fast
and simple integer instructions,
• Vector Complex Integer Unit, which handles the slower
and complex instruction like multiply, multiply-add,
• Vector Floating Point Unit, that handles all the SWAR
floating-point instructions.
Main advantages of Altivec are:
• Each of the four vector units are pipelined,
• Two instructions from the four units can be issued per
cycle without constraint on which unit is used.
To optimize a given code for a SWAR RISC processor,
we have to address the following points:
• bandwidth problem by optimizing loads and data reuse,
avoiding data reload and optimizing cache locality [36],tt-1 t+1
s
Fig. 1 Spatiotemporal topology
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• pipeline stalls due to un-predictable test instructions by
trying to remove tests from MRF energy computation,
• pipeline throughput with loop transformations.
In this section, we focus on SWAR optimization (also
known as SIMDization) and algorithm transformations.
Details about loop transformation techniques and above
optimizations are given in [14].
To speedup the computation of the model energy Um, we
have to transform the equation of the potential function V,
that comes from the Ising model (the spin associated with a
particle). Usually spin-up and spin-down are coded with
? 1 or -1. In our case, rather than labeling the state of a
site -1, ? 1 for background or motion pixel, we use the
binary code 0, 1. Let p1, s1 and f1 the number of sites,
connected to es, with a value 1, in the past, present and
future images (p1 [ {0, 1}, s1 [ {0,…, 8}, f1 [ {0, 1}).
Then the energy model can be computed without any test
or comparison:
um1 ¼ ð8  2s1Þbs þ ð1  2p1Þbp þ ð1  2f1Þbf ;
um0 ¼ um1
where um1 is the energy associated to a central site at 1. The
fitness energy can also be computed without taking into
account the state of the site:
ua0 ¼ 1
2r2
oðsÞ½ 2; ua1 ¼ 1
2r2
oðsÞ  a½ 2
If um1 ? ua1 \ um0 ? ua0, the state is set to 1 otherwise it
is set to 0. The change is performed whatever the previous
state was. The same approach is used to remove tests from
the RD algorithm which is actually very hard to optimize
since only a few additions and comparisons are done
compared to the amount of memory accesses, as described
in [14]. Note that this test can be optimised by rewriting
2um1 \ ua0-ua1:
um1\dua; dua ¼ ua0  ua1
2
¼ að2o  aÞ
4r2
3.1.1 Density and opening
We have implemented three kernel size for these operators:
3 9 3, for regular use, 5 9 5 and 7 9 7 to estimate the
adequacy of the considered architectures to those well
known kernel operators. The cardinal computation of the
ball of diameter k, i.e. the summation of pixel value over
the k 9 k kernel (Fig. 3) requires k2 LOAD; 1 STORE and
k2-1 mathematical operations (typically ADD but could be
AND or OR Boolean operator for erosion and dilatation).






































Vector Unit - Altivec
Fig. 2 PowerPC G4 pipeline
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iteration to another one, such summation can be optimised
by splitting this summation into k columns summation. The
cardinal is then the sum of these k columns. For the next
iteration, only one new column should be computed and
added to the previous one. The new complexity is
k LOAD; 1 STORE and only 2ðk  1Þ ADD (see Table 2).
For SWAR computation, the same optimizations can be
applied except that 16 pixels are computed in parallel
instead of only one SWAR results are given in Table 2 (for
16 pixels). SWAR implementation requires the construc-
tion of unaligned vector registers to compute the partial
sums. This is quickly done thanks to the dedicated Altivec
instruction vec sld (Fig. 4). For example, given three
aligned vector registers (Fig. 4) vX(i, j-1), vX(i, j),
vX(i, j ? 1), the k = 7 unaligned vector registers sX are
constructed and used to compute the sum of line i, (same
computations are performed for lines i-3, i-2,…, i ? 3).
The interesting fact is that, up to a value of n = 16, pixels
x(i, j-n) and x(i, j ? n) are in the left and right vector
registers of x(i, j) (Fig. 4). So, for kernels size up to k 9
k = 33 9 33, only 3 9 k SWAR LOAD are required.
3.2 Programmable artificial retina
The purpose of the programmable artificial retina (PAR)
project is to develop versatile, real-time, compact and low-
power vision systems. In the vision machines today, most
of the resource consumption is due to the transfer of huge
amounts of data throughout the different parts of the sys-
tem. The data flow thus becomes the main source of cost in
time, circuit area and/or energy. In PAR-based vision
systems, the data transfers are limited to the minimum, by
processing the information where it is acquired, i.e. within
every pixel of the sensor and by performing an information
reduction in the focal plane in order to extract only a few
descriptors representing a very small data flow that can be
processed by a low-power external processor.
The PAR concept originates from the neighborhood
combinatorial processing (NCP) retinas [42] which were
SIMD Boolean machines. The near sensor image process-
ing (NSIP) concept [20] then allowed to process gray level
images. Now, the deep sub-micron level of CMOS tech-
nology allows to put more and more powerful processing
circuitry aside the photo receptors while preserving good
acquisition performance and resolution [26, 40]. The cir-
cuit used in our work was designed by Bernard at ENSTA
and fabricated using 0.35 lm technology: Pvlsar34 is a
200 9 200 retina, with an elementary digital processor and
48 bits of memory within every pixel. The architecture of
Pvlsar34 is presented in Sect. 3.2.1, and the retinal algo-
rithms in Sect. 3.2.2 Now, whereas this architecture has
proved well adapted to low and medium level image pro-
cessing [32, 35], the interest of asynchronism has been
identified to enhance the processing power of the PARs by
providing them with a higher (i.e. regional) level of com-
putation [18, 23, 24]. This is discussed in Sect. 3.2.3.
3.2.1 Retina and cortex architecture
The detection algorithm presented in this paper was actu-
ally implemented on the architecture presented in Fig. 5.
The PAR Pvlsar34 is a CMOS sensor and a parallel
machine at the same time. It is a grid of 200 9 200 pixels/
processors connected by a regular 4-neighbors rectangular
mesh. The processors execute synchronously, on their local
data, a sequence of instructions sent by the controller,
jj-1 j+1 j+2 j+3 j+4
i
jj-1 j+1 j+2 j+3 j+4
i
jj-1 j+1j+2j+3j+4j-2 j-2 j-2







Fig. 3 Operators with neighborhood: overlapping for 3 9 3 and 5
9 5 kernels
Table 2 Instructions per point, scalar and SWAR version
Instruction Without split With split
Scalar LOAD k2 k
Scalar STORE 1 1
Scalar mathematical Op k2-1 2(k-1)
SWAR LOAD 3k k
SWAR STORE 1 1
SWAR mathematical Op k2-1 2(k-1)
0 1 2 3 4 5 6 7 8 9 A B C D E F
10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E
10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
F
10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1DFE
10 11 12 13 14 15 16 17 18 19 1A 1B 1CFED
11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20
12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20 21
2213 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20 21
3x35x57x7
vector index scalar index
Fig. 4 SWAR convolution reuse
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which is the NIOS processor IP core of the Excalibur
FPGA chip. The host processor or cortex is the ARM
processor hardware core of the Excalibur. It can exchange
data with the PAR, modify the program sent by the NIOS
to the PAR and is in charge of the higher levels of com-
putation (i.e. non-image processing) of the vision task.
Every pixel/processor of the PAR is composed of:
• one photo-receptor;
• one analog to digital converter;
• 48 bits of digital memory;
• one Boolean unit (BU), which can read some bits of the
digital memory, compute a Boolean operation and write
its output on one bit of the digital memory.
The actual instruction set of Pvlsar34 is composed of
only five instructions. If reg1 and reg2 are two binary
registers of the digital memory:
one: The BU takes the logical value 1:
rd(reg1): The BU takes the logical value of register reg1.
ror(reg1, reg2): The BU takes the logical value of the
binary OR between the two binary registers reg1 and reg2.
wd(reg1): The BU writes down its logical value on
register reg1.
wc(reg1): The BU writes down the complementary of its
logical value on register reg1.
Boolean algebra shows that this instruction set is suffi-
cient to compute any Boolean function. Now, for
readability purposes, we shall use in the presentation of the
primitives a generic Boolean instruction set, made of the
instructions of the form y = OP(x1, x2), where x1, x2, y are 3
bits (not necessarily distinct) of the digital memory and OP
is any binary Boolean function (e.g. AND; XOR; ADD NOT;
etc). Note that every instruction is computed in a massively
parallel SIMD mode, the operators are then performed
simultaneously on all pixels.
Every pixel of the PAR shares 1 bit of its memory with
each one of its four closest neighbors, allowing spatial
interactions and image translations. Regarding data extrac-
tion, there are two ways to output information from the PAR:
• by translating the image and reading the output on the
edge of the grid, to get the exact content of one or more
bit planes of the digital memory.
• by using the Analog Global Summer, which provides in
constant time an approximate measure of the number of
1s in any bit plane of the digital memory.
Although simple, this last feature is important as it
provides efficiently global measures that are very useful to
get spatial statistics or to detect the convergence of relax-
ation algorithms.
3.2.2 Cellular synchronous algorithms
From the architecture presented above, it turns out that the
retinal algorithmics at the present time is essentially a cel-
lular SIMD parallelism. A retinal program is a sequence of
binary Boolean instructions. All the pixels/processors per-
form the same instruction at the same time on their own data,
part of which can be taken from one of their closest neigh-
bors. The extreme level of granularity and the small amount
of digital memory are the main characteristics of the retinal
algorithmic. The algorithm designer is imposed a constant
effort of logic minimization, in order to find the Boolean
expression of its algorithm that minimizes the number of
elementary instructions (related to the computation time)
while fitting in the available memory (just like a hardware
designer will make a circuit trying to minimize the critical
paths and using the minimal amount of logical gates).
Naturally, the memory limitations also affect the data
representation that can be used by the algorithm. In the
case of motion processing which concerns this paper, this
means that the memory used to represent the past history of
every pixel must be rigorously controlled. Typically, we
shall not keep histograms nor a large set of past values
within every pixel, but rather a limited number of temporal
statistics, computed recursively.
Despite these constraints, the retinal computation model
offers some very attractive features. In particular, the
fusion of acquisition and processing functions allows a
close adaptation to the lighting conditions and to the scene
dynamics. More precisely, the analog to digital conversion
(ADC) performed at the output of the photo-receptor is





























































Fig. 5 Architecture of the system composed of the PAR and cortex,
with focus on one elementary processor
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(level sets). As the ADC itself is fully programmable, it is
possible to perform a constant feedback from the local and
global computations to the acquisition, thus providing
sophisticated adaptation to lighting conditions.
Once the gray levels of the image are coded within
every pixel of the PAR, the retinal program applies a
sequence of arithmetic and logic operations that are com-
pletely written in software, at the bit level. We now present
such program in the particular case of the motion detection.
The RD change detection algorithm relies on very
simple primitives: comparison, difference and elementary
increment and decrement. Furthermore, it is based on non-
linear computations which does not involve neither trun-
cation nor dynamics increasing. It is thus well adapted to
the minimal instruction set and the small memory of the
PAR elementary processors. The implementation on Pvl-
sar34 was performed using the four primitives presented in
Table 3. To avoid confusing notation, It is noted here Xt.
Table 3(3) represents the strict comparison primitive
between Xt and Mt; e and f are the two bits of result,
indicating whether Mt \ Xt and whether Xt \ Mt, respec-
tively. These indicators are used in the RD algorithm, to
update the statistics, by decrementing e (Table 3(4)) and
incrementing f (Table 3(5)). Table 3(1) shows the compu-
tation of the difference O coded on n bits {o0,…, on-1},
between the current mean Mt and the current sample Xt. At
the end of the computation, Ot is coded in classical two-
complement, with c the sign bit. For the second-order
statistics (RD variance Vt), it is necessary to compute the
absolute value of the difference Ot (Table 3(2)).
The above primitives allow to implement the whole
temporal (pixel-wise) part of the algorithm. On Pvlsar34, it
was completed by using binary morphology as spatial
regularization. An alternate sequential filter was applied on
the temporal output Et = N2(Et) (see Sect. 2.2.1). So the
only algorithmic primitives that are needed are the logical
OR and the logical ADD between one pixel and its immediate
neighbor, in each of the four directions. The filtered output
Et represents the final detection label and it is used as a
binary mask to inhibit the update of the RD mean Mt.
The implementation of other spatial operators have been
also optimised on the PAR taking care of its constraints
(four-connectivity). The 2D filters are split into 1D filters
(Fig. 6). There are, at least, two passes: one pass for the
vertical operator and one pass for the horizontal operator.
After each pass, results are stored into memory. If the
operator is not idempotent (like ADD used for the density
computation) (k 9 1) and (1 9 k) operators are not split
into smaller operators (Fig. 6, top). But if the operator is
idempotent (like AND and OR operators used for ASF), each
(k 9 1) and (1 9 k) operator is split into a set of (3 9 1)
and (1 9 3) operators (Fig. 6, bottom), with, at each time, a
memory access. This decomposition reduces memory
access to directly connected neighbors.
Thus, for k [ 3, non-idempotent k 9 k operators are
expensive to implement. There are two reasons: the first
one is, the great amount of cycles dedicated to gather far
pixels to the current PE and the second one is the cost of
serial-bit ALU operations. For these reasons the density
filter is much more slower than the erosion/dilatation filter
(94.5, 95.9 and 96.3 slower, respectively). As ASF are
based on erosions and dilatations, their implementation
remains efficient even if they have a great complexity,
making them faster than density operator.
Table 3 The PAR algorithmic primitives used in the RD motion
detection
= o
= o o oo o
memory access
memory accesses
non idempotent operator (ADD)
idempotent operator (ADD, OR)
Fig. 6 2D Spatial filters optimization on retina
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3.2.3 Hybrid algorithms
Although Pvlsar34 can simply and quickly compute
relaxation operators such as skeletons, or morphological
connected operators, its efficiency in terms of useful
computation is low for such irregular operators because of
the expense due to the synchronous sequencing of the
whole grid, that will only serve in some specific regions of
the image. For that reason, a reduced set of asynchronous
operators has recently been proposed by [24] to increase
the computing level of the PARs. Thus, programmable
connections, spanning tree constructions, OR and SUM
asynchronous associations will be integrated in the next
generations of PARs.
Such hybrid synchronous/asynchronous architecture will
allow us to perform operations over a selected region
(connected component) very efficient. This is the case of
the geodesic reconstruction, which is useful for the motion
detection algorithm (see Sect. 2.2). In the asynchronous
model, the corresponding operation is computed like in the
Associative Mesh (see Sect. 3.3): the reference set X is
used as a binary mask to open/close the connections of the
programmable mesh. Then an OR association is com-
puted on the marker set Y; the output is the result of the
reconstruction RecX(Y).
3.3 Associative Mesh
The Associative Mesh [19] intends to exploit a massive data-
parallelism, originating from a model based on network
reconfigurability: the Associative Nets Model [33]. To allow
efficient hardware optimizations for the large diversity of
algorithms in image processing [34], the architecture is built
from the observation of data-movements and data-structures
encountered in this field. The Associative Mesh relies on a
dynamic reconfigurability of its processors network and on
an asynchronous electronic used to perform global opera-
tions and communication tasks. Reconfigurability and
asynchronism offer solutions to adapt architectures to this
context [5]. Several studies have shown that most techniques
of image processing can be implemented using the Asso-
ciative Mesh [3, 8, 16, 17] or architecture using some of the
implementation techniques of the Mesh and the Associatives
Nets concepts [22, 23].
3.3.1 Associative Nets Model theory
The Associative Nets Model is characterized by the
application of associative operators on a locally reconfig-
urable, directed interconnection graph called mgraph
implemented locally in each processor to enable its
dynamic evolution in the course of an algorithm. Mgraphs
can represent objects (Fig. 7) coded, processed or
manipulated in image processing such as connected areas,
edges, oriented trees, etc. It allows us to think not only in
terms of point-to-point communication between processors
but to apprehend information at a higher level.
Operations in the Associative Nets Model combine
communication and computation aspects and are called
’associations’. They consist in a global application of an
operator—such as logical operators, addition, minimum/
maximum or spanning tree generation—on data spread
over a connect set of the considered mgraph. As a basic
example, this primitive can be used to asynchronously
compute the area of a region by globally summing 1 per
pixel on the mgraph connected components. It happens that
most complex algorithms can be realized by iterating these
primitive operations. Local associations are also allowed
and are named Step Associations; the operator in this case
is used to combine the local value of a processor with its
nearest neighbors on the mgraph. Figure 8 presents an
example of a global MAX association:
3.3.2 Associative Mesh architecture
The Associative Mesh is a SIMD hardware transposition of
the Associative Nets Model, featuring an 8-connected 2D
mesh. Its originality comes from an asynchronous imple-
mentation of associations: the interconnection graph can be
seen as an asynchronous path where data freely circulate
from a processor to another, propagating local results to
neighbors until global stability is reached.
(a) (b)
(d)(c)
Fig. 7 Different mgraphs configurations: a full graph; b region
graph; c oriented trees and d edges graph
J Real-Time Image Proc (2009) 4:127–146 135
123
Reconfigurability directly stems from the concept of
mgraphs: each processor includes an 8-bit mgraph register,
where each bit emulates the absence or presence of an
incoming edge originating from a neighboring processor.
The mgraph register is connected to the input of an
AND-gate mask; which filters data emitted by the neighbors.
A Mesh processor is built around two distinct parts: an
Associative Element (AE) which performs asynchronous
associations and a Processing Element (PE) dedicated to
internal operations and memory tasks, featuring an all-pur-
pose memory bench, dedicated registers to save the local
mgraph value, an independent scan-register for image input/
output and an ALU to perform basic local operations (Fig. 9).
In order to save space, AEs have a 1-bit data-path. A n-
bit association will then be performed as an iteration of 1-
bit associations. Operators have been designed to ensure
that data cross a minimum of logical layers to optimize the
traversal time of each AE. As an example, in a simulation
based on a 90-nm technology and a Mesh running at
500 MHz, 40 AEs can be crossed in one clock cycle during
an OR association: As a result, the basic global primitives
of the model, associations, are performed in a very inter-
esting computation time: simulations using the same
technological parameter indicate that for a 512 9 512
image, OR association on 8-bit data is performed in 60 ns
and PLUS associations in 200 ns [13]. Such a speed on
global operations emphasizes the impact of the asynchro-
nous network on the Mesh’s performance. Available
instructions are listed in Table 4.
3.3.3 Processor virtualization and SIMD
With current technologies, the architecture discussed above
is not optimised with a SoC approach, meaning a complete
image analysis machine inside one chip. We can improve
the Mesh integration by changing the PEs granularity: we
now assign a group of N pixels to each processing element
(now called SIMD PE) and consider that we have N virtual
PEs per physical SIMD PE (N is called degree of virtual-
ization) [12]. To retain the benefits of asynchronism (very
fast computation time, easy controllability), the AE struc-
ture is preserved in its original configuration. Thus, only
the synchronous parts of the design are affected by the
virtualization process. Figure 10 presents a virtualized PE
dealing with 2 pixels.
This reorganization allows us to envision the architecture
as the juxtaposition of an asynchronous communication
network and a set of virtualized synchronous units, each
managing N pixels. This new structure enables a significant
area gain: we have shown that the design area is reduced by
20% if N = 16, 25% if N = 1,024. With N = 1,024, the
hardware cost of a 256 9 256 Associative Mesh, including
64 SIMD PEs, each managing 32 9 32 pixels, is about 165
millions of transistors. However, virtualization induces an
increase of computation time due to the serialization of
local operations. Still, this increase can be limited by
implementing a SIMD unit in each SIMD PE, so we can
parallelize, up to a certain point, operations for pixels
managed by the same SIMD PE and reduce computation
times in significant proportions [13].
3.3.4 RD initialization
The RD initialization is entirely performed by the SIMD PEs.
Parallel conditional statements like WHERE or ELSEWHERE
implement the IFTHENELSE instructions by performing a
sequence of operations in each PE, according to the result of

































































































Fig. 9 Processor architecture
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3.3.5 Markov
The update strategy used is image recursive for full-par-
allel updates. The energies computation are held by the
SIMD PEs while the AEs are used to compute p, the sum of
spatial 8-connected sites, using a local PLUS association:
Conditional statements are used to collect sites label from
Et-1 and Et?1, compute Vp and Vf and also to set the final
label to the site, depending on the total energy u. Note that
the graph mask is configured by the set of the eight masks
(the four principal directions: North, South, West, East and
the four secondary directions North-West, North-East,
South-West and South-East).
3.3.6 Binary geodesic reconstruction
Reconstruction takes an efficient use of the Mesh’s AE
units: the geodesic mask is represented as a graph, where
each object is a unique connected component. Pixels of the
mask (set to 1) are linked together with the LINK WITH
ONES mgraph creation primitive. The markers are then
dilated up to the mask’s limits by performing a global OR
association on the graph. The worst case is met when a
unique object—shaped as a spiral—with a marker on one
of its extremities fills the 200 9 200 image. Simulations
based on a 90-nm technology reveal that for this extremely
rare configuration, this operation on a Mesh running at
500 MHz will take 500 cycles. However, since data are 1-
bit wide, it will only take a handful of cycles in most cases
for the association to complete, thus providing a very
interesting computation time.
3.3.7 Morphological opening
A dilatation on binary data, with a 3 9 3 structuring object,
is simply achieved by a local OR association: Operating
with a 5 9 5 or 7 9 7 structuring object only requires an
iteration of local associations. Erosion is computed in a
similar way, this time with an AND association: There-
fore, a morphological opening will be implemented on the
Mesh by computing 1, 2 or 3 local AND  association;
followed by 1, 2 or 3 OR association; depending on the
size of the object.
3.3.8 Density operator
On a 3 9 3 window, each pixel’s eight neighbors are
summed in parallel by a local PLUS association: The final
threshold is performed in the SIMD PEs. To operate on
larger windows, we must ensure that each pixel will be
counted once and once only. Addition is not idempotent, so
it is impossible to simply iterate local associations as we did
with the morphological opening. In consequence, we have
to divide a 5 9 5 or 7 9 7 window into 3 9 3 or smaller
sub-windows (Fig. 11). A sub-total is then computed in
each sub-window, using a local PLUS association:
Finally, each sub-total is sequentially propagated to the
central node to be added in the final sum. A last threshold is














































Fig. 10 Processor architecture with virtualization
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like OR association and AND  association are idempo-
tent, they require less graph configurations and associative
operations. For the opening, respectively, 2 and 3 for 5 9 5
and 7 9 7 associative operators and only 1 graph configu-
ration versus 5 and 17 associative operators and as many as
graphs configurations for non-idempotent operation like the
addition for the density operator.
3.4 Architectures specification summary
In order to compare the three architectures and to focus on
their advantage and drawback, their specifications are
summed up into two tables: the architectural specifications
(RAM, amount of transistors and power consumption) and
bandwidth specifications (access to internal data and
external data).
Table 5 provides the size of the internal RAM (size of
the cache hierarchy on PowerPC G4 and size of the dis-
tributed memory on the Mesh and the retina) and an
estimation of the power consumption. For the PowerPC
G4, this is an average value, for the Mesh this is an esti-
mation and for the retina, this is the measured value.
One very important point for comparison is the band-
width of these architectures. As the Mesh and Retina are
parallel architecture, we use the concept of aggregate
bandwidth originating from high performance computing.
The aggregate bandwidth is the sum of the bandwidth of all
processors (Table 6). Then we consider the internal band-
width as the bandwidth between the processor and its closest
RAM (L1 cache for the PowerPC G4 and distributed internal
RAM for Mesh and Retina) and the external bandwidth as
the bandwidth of the external bus, connecting the processor,
to the external RAM or to another processor. For the Mesh,
this is the capability of the asynchronous network to transfer
data from one AE to another AE. For the Retina this is the
bandwidth to transfer data from one memory bank associ-
ated to one processor to one of its connected processors. The
reason is that, for the retina, the bandwidth cannot be com-
puted in the same way than for RISC processor or an
associative network, where internal and external buses can
be easily identified. Each elementary processor (PE) of the
retina has 48 bits of memory and 4 bits are shared with the
four neighbors. Internal bus bandwidth capacity is based on
the number of cycles for a READ; i.e. 6 cycles. External bus
capacity is the number of cycle to perform a copy from one
of the four bits (6 cycles for the READÞ to one of the 44 private
bits (3 cycles for the WRITEÞ: Internal bus bandwidth is to










Fig. 11 a Sub-window split for a 5 9 5 density operation; b sub-
totals propagation to the central node
Table 5 Architectures specifications
Architectures Frequency Internal RAM Transistors Watts
AM 500 MHz 2 MB 160 M 2 W
Retina 5 MHz 225 KB 4 M 100 mW
G4 1 GHz 32 KB ? 512 KB 58 M 10 W
Table 6 Bandwidths, per cycle and per second
Architecture External bus Internal bus
AM 64 B/c 1,024 B/c
AM 30 GB/s 476 GB/s
Retina 555 B/c 833 B/c
Retina 2.8 GB/s 4.1 GB/s
G4 1 B/c 16 B/c
G4 1 GB/s 16 GB/s
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memory. Note that for the Mesh, the bandwidths are com-
puted for an architecture of 256 9 256 AEs with a
virtualization N of 1,024, i.e. 64 SIMD PEs.
We can notice and it is one of the main advantage of
specialized architectures, that both Retina and Mesh can
transfer much more data per cycle than a generalist RISC
processor (964 for internal and external buses). When
considering bandwidth per second, the total aggregate
bandwidth of the Mesh is close to the latest Cray vector
processor performance [10] which has a peak bandwidth of
800 GB/s. Keeping in mind that most of the image pro-
cessing algorithms are faced with memory wall problem, it
is like if RISC still wait for data when the distributed buses
of specialized machine can transfer data in time to feed
processors.
4 Benchmarks
In order to compare the architectures, both from a quali-
tative and quantitative point of view, we used the frame
rate and the cycle per point (cpp):
cpp ¼ t  F
n2
where t is the execution time, F the processor frequency
and n2 the number of pixel to process, per processor. The
cpp is an architectural metric to estimate the adequacy of
an algorithm to an architecture [27]. For each architecture,
we provide the cpp and the speedup for every operator (RD,
ICM, morphological operator) and also for the whole
algorithm as described in the first section. The algorithms
have been implemented on a PowerPC G4 and PAR and
have been simulated on the Associative Mesh with
SystemC. For parallel architectures, the cpp expression is
modified, depending on the number of pixels to be
processed by a processor:
cppPAR ¼ t  F; cppMesh ¼
t  F
n2=N
The cpp values have been calculated for 128 9 128, 256
9 256, 512 9 512 and 1,024 9 1,024 image size to analyze
the cache behavior. We only provide the results for 256
9 256 image size to reduce the amount of results. For
specialized parallel architecture like PAR or Mesh, the
scalability is quite ideal so extensive results will not provide
more information. For the PowerPC, more detailed results
are provided to focus on the problem of cache misses.
4.1 Benchmark procedure
For the PowerPC, we used the following approach. As
there is no clock cycle 64-bit counter, on powerPC under
MacOS, we have used a micro-second counter based on the
micro kernel MACH. As execution time is very short for
small images, the measure is done on i iterations of the
loop, to get a duration of 91,000 the resolution of the
timer. As this measure can be polluted by the OS, r runs are
performed, and the minimum is selected.
For the PAR, a logic analyzer Agilent 1670 has been
used. Acquisition, conversion and computation time are
readable on the analyzer. The figures only take into account
the computation time.
For the Mesh, algorithms have been implemented and
simulated using a Mesh simulator based on a SystemC
description of the architecture allowing a cycle-accurate
evaluation. In order to achieve this feature, we need to
evaluate the duration of an association. Besides techno-
logical or architectural issues, this duration depends on the
initial value of the data and of the graph type used for the
operation. For instance, an OR-based-association compu-
tation time is given by the longest distance between two
logical 1s, Therefore, estimation can be performed by
computing the number of processors walked through by
data during the operation. To implement this process on the
Mesh simulator, data circulating in the asynchronous net-
work provide two informations, each going through a
specific data path: on one hand, the local result of the
association as a 1-bit value uses the standard architecture
data path and, on the other hand, a counter representing the
number of processors walked through so far by this data,
which is incremented after going through a processor
(Fig. 12). When the association terminates, data in the
network with the highest counter value gives the duration
of the association.
4.2 PowerPC G4 results
Four algorithms have been benchmarked: ICM, RD, den-
sity filters for 3 9 3 and 7 9 7 kernels and also Frame
Difference (FD) algorithm. We added FD to get a reference
in term of complexity and then in term of cpp, since no
























Fig. 12 Asynchronous data path on Associative Mesh simulator
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followed by a threshold to detect motion. For each algo-
rithm, two scalar versions and two ‘‘vector‘‘ versions were
coded:
s0 scalar with no optimization, straight-forward coding,
s1 scalar with all possible optimizations,
v0 SWAR vector version with no optimization,
v1 SWAR with optimization like Loop unrolling, Register
Rotation, strength reduction and computation
factorization.
We provide cpp for classical image size, to point out the




the impact of scalar optimization,
v0/
v1
the impact of SWAR optimization,
s1/
v1




the total acceleration from a basic/naive code to an
optimised SWAR code.
We can see that the global speedup (s0/v1) is huge: from
917 for RD to 960 for 7 9 7 density filter. We can notice too
that the code vectorization is the optimization technique that
provides the highest speedup (line s1/v1: from 96.8 for ICM
to 915.6 for density filter, while the scalar techniques all
together provide a speedup (s0/s1) from 91.2 for RD to 96.6
for ICM. Such value of speedups make the use of optimi-
zation and vectorization to assert themselves for real-time
computing on generalist purpose SWAR RISC processor.
Note that all the versions s1, v0, v1 require some
expertise from the developer. If these versions have been
compiled with all optimization options of the compiler,
without a little help, the compiler cannot achieve a level of
performance higher than the s0 version.
If we look in detail at the Fig. 13 that represents the
cpp’s evolution of ICM and RD, for image sizes varying
from 128 9 128 to 1,024 9 1,024, we can focus on two
points. First there is a big gap in performance when image
size increases and data do not fit in the cache. This phe-
nomenon appears for different image size, depending on
the algorithm (about 250 9 250 for RD and 350 9 350 for
ICM). Then if both cpp are similar in the left part of the
figure for small image sizes, the RDcpp becomes 40%
bigger than ICM cpp. The cpp value is multiplied by 93.8
between left and right part of the figure. This result is in
contradiction with any complexity analysis: RD is more
simple than ICM, but because it requires more images to be
present at the same time in the cache and also because there
is very few instruction to optimize, there is no possibility to
optimize the code. The RD algorithm is a typical case of
memory bounded problem. The performance decrease is
more important than for ICM or other algorithms studied
here. That raises another problem: SIMDization is efficient
only when data fit in the cache, if the global speedup (s0/v1)
is 917.1 for 256 9 256 images size, it is only 95.2 for
1,024 9 1,024 images size.
Finally, if we compare the cpp of the best version (v1) of
ICM or RD algorithm with the naive scalar version (s0) of
FD or even the optimised scalar version (s1), we can see
that the SIMDization makes complex algorithms like
Markov Random Field relaxation, or RD filtering run faster
than FD. From a qualitative point of view, this enforces the
use of SWAR on general purpose RISC computer since
such SIMD multimedia instructions make robust algorithm
run faster than naive algorithm if this one is not optimised.
In the next subsection, we will focus on the imple-
mentation of these algorithms on the Retina and on the
Mesh to finally compare them from an embedded point of
view: frame rate and power consumption.
Table 8 shows, for PowerPC G4, that scalar optimiza-
tions are as important as SWAR optimizations: 97! As
usual, the most efficient optimization is the highest level
optimization: the algorithmic transform by LUT utilization
provides a speedup of 93.6. Caches have also an important
impact on performance whether the data fits in the cache
(256 9 256) or not (512 9 512 and more).
4.3 Retina benchmarks
The results presented in this section, related to computation
time and energy, have been measured on our experimental
device composed of the 200 9 200 PAR Pvlsar34 con-
nected to an Excalibur board EPXA1, used to control the
PAR and to perform higher level computations. The mea-
sures have been made using an oscilloscope and a logic








Fig. 13 ICM and RDcpp on PowerPC G4
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analyzer except for density operator where figures are
estimated, not measured.
Table 9 details the cost in time of the different func-
tions. The first column represents the number of Boolean
instructions, the second column the number of clock cycles
and the third column the time, in ms. The acquisition
corresponds to the time of photo-transduction, during
which no operation is performed. This time, measured here
in normal conditions of our laboratory, naturally varies
according to the lighting conditions. For the following
functions (digital conversion, RD estimation and spatial
binary morphology) the computation time only depends on
frequency of the retina. For the spatial processing (binary
morphology), three different sizes are considered for the
largest radius of the structuring element set used both by
the alternated sequential filter and the density operator.
If we only consider the computation time, the overall
time consumed by the PAR is approximately 3.5 ms per
frame, among which 2 ms for the CNA and 1.5 ms for the
algorithm itself. These times are measured for a control
frequency of 5 MHz. This means that, if we discard the
acquisition time (which can make sense for a PAR
observing a strongly lighted scene, for which the 2 ms of
the CNA are sufficient as acquisition time), then a frame
rate of 285 images/s is attainable at 5 MHz. Conversely, if
the frame rate of 25 images/s is sufficient, then the control
frequency can be lowered to 440 kHz, thus reducing pro-
portionally the computing power.
At 5 MHz, the computing power of the whole device
(PAR ? EPXA1 board) has been measured at less than 1
W, from which only 100 mW is consumed by the PAR
circuit and its cortex controller (external micro controller,
Fig. 5) and the rest by the EPXA1 board. This means that
the computing power of the PAR-based vision system can
certainly be lowered significantly by developing specific
controlling ASIC instead of using off-the-shelf develop-
ment kit.
4.4 Associative Mesh results
The results provided in the following section were simu-
lated using a 90 nm technology parameter. On the
Associative Mesh, the ICM cpp is about 70 for one ICM
relaxation (varying from 70 to 80, depending on the
degrees of SIMD and virtualization) and 35 for RD.
For the morphological operator, the Associative Mesh
cpp is higher than PowerPC G4 cpp because of 1-bit
implementation of PLUS association: But with SIMD
distributed processing power, it has the higher frame pro-
cessing rate, even with virtualization.
Table 7 Implementation on PowerPC G4: cpp and gain
Algorithm FD RD ICM Density3 Density7
cpp of scalar and vector versions
s0 28.7 50.5 112.2 27.2 114.0
s1 17.5 40.5 16.9 12.3 30.1
v0 3.4 4.5 3.4 1.9 5.7
v1 1.2 3.0 2.5 1.5 2.5
Gain between scalar and vector versions
s0/s1 91.6 91.2 96.6 92.2 93.9
v0/v1 92.9 91.5 91.4 91.2 92.7
s1/v1 915.0 913.7 96.8 98.2 915.6
s0/v1 924.6 917.1 944.9 918.3 960.0




Internal loop unrolling 32 91.3
External loop unrolling 20 91.6
SIMD vectorization 2.6 97.7
Table 9 Computation costs of the different algorithmic functions of
RD detection on Pvlsar34
Function #i #c t (ms)
Acquisition 0 0 15
Digital conversion 64 2.5k 2
RD Estimation 160 6.5k 1.3
Spatial binary morphology
3 9 3 ASF 25 1k 0.2
5 9 5 ASF 58 2.3k 0.5
7 9 7 ASF 108 4.3k 0.9
3 9 3 Density operator 36 2.2k 0.4
5 9 5 Density operator 95 6k 1.2
7 9 7 density operator 152 9.6k 2.0
Table 10 cpp and frame processing rate of Associative Mesh (for
200 9 200 images)
Algorithm cpp t (ls) Frame rate
Frame Difference 0.5 1.024 977 9 103
RD 35 70 14.3 9 103
ICM 70 140 7.14 9 103
Geodesic reconstruction 0.46 0.94 1.07 9 106
3 9 3 Morphological opening 0.19 0.39 2.58 9 106
7 9 7 Morphological opening 0.44 0.91 1.11 9 106
3 9 3 Density operator 0.32 0.65 1.55 9 106
7 9 7 Density operator 10.21 20.9 47.8 9 103
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The Mesh achieves spectacular performance. The
bandwidth offered by its internal busses allow the Mesh to
achieve a frame processing rate of 24,800 images/s. This
number could, however, be impacted by the performances
and/or synchronization with the video sensor. Another
physical limitation is the number of incident photon
impact(s) on the associated sensor.
4.5 Synthesis benchmarks
We only take into account the computation time and dis-
card the acquisition time, the conversion time, the transfer
time, and the power consumption of these operations. We
are aware that results are a bit unfavorable to the PAR as
the acquisition and conversion is integrated into itself
contrary to the Mesh and the PowerPC. Right now, there is
no way to get better results so the synthesis benchmarks
will focus on the computation time to evaluate architecture
performance. Considering the power consumption of a
sensor—which is about 500 mW for both acquisition and
conversion—the simulation and execution times will
change but one order of magnitude between the PAR, the
Mesh and the PowerPC performances will still exist.
Two configurations of benchmarks have been done
(Table 11):
#1 RD ? Markovian relaxation (four iterations of ICM),
#2 RD ? morphological post-processing (geodesic recon-
struction, 3 9 3 density or 3 9 3 ASF, depending on
the architecture).
In the configuration #1, RD is considered as a pre-pro-
cessing algorithm used to provide a better initialization for
ICM than classical Frame Difference algorithm. In con-
figuration #2, RD is a ‘‘stand alone’’ algorithm with a post
processing step to remove the remaining noise. The choice
of spatial regularization algorithm has been done to be
coherent with the architecture capabilities, i.e.:
• geodesic reconstruction on the Associative Mesh, since
it is the strongest algorithm, by far and its
implementation is efficient on Associative Mesh (com-
pared to the implementation of the other architectures)
• 3 9 3 ASF on the PAR, since ASF is the most efficient
operator on the retina.
• 3 9 3 density on SWAR CPU, to get a complexity that
is comparable to PAR complexity, keeping in mind that
after optimizations, SWAR 5 9 5 and 7 9 7 operators
are quite as fast as the 3 9 3 operator.
To assess the performance of the retina, we only take
into account the processing time (1.3 ? 0.2 = 1.5 ms) not
the total time (acquisition ? conversion ? processing). The
reason is that both acquisition and conversion times are
unknown for the PowerPC G4 and the Associative Mesh.
This leads to a frame rate of 667 images/s. The estimation
of energy consumption is based on this assumption.
Table 12 presents the energy consumption of the three
architectures for the configurations #1 and #2. We can
notice that specialized architectures are by far more effi-
cient than the general purpose processor—even with
SWAR computation: performance ratios are all greater
than 910. This also means that even a 50% error, about the
estimation of PowerPC G4 power consumption, is defini-
tively not a problem.
4.6 Benchmark analysis
Before concluding, we focus, for each architecture, on the
impact of the optimizations and the efficiency of the
implementation.
RISC PowerPC G4
• From a point of view of embedded system, Altivec is
well-adapted to complex algorithm like ICM relax-
ation: the ratio with Associative Mesh is 935.7 for
configuration #1 and 988.6 for configuration #2.
That could lead people to redesign SIMD Mesh PE
architecture with an Altivec-like SWAR Instruction
Set Architecture. For example a sub-set with only
integer and also with restriction within the cross-bar
capabilities could be integrated on a FPGA.
• For RISC, SWAR is very efficient, since a complex
and robust algorithm like those proposed in theTable 11 Benchmarks results for configurations #1 and #2
Image size PowerPC G4 Retina Mesh
Configuration #1: R D ? 4 ICM
Frame rate 1,178 – 24,800
Real-time Freq (MHz) 21 – 0.504
Energy (lJ) 8,500 – 201.6
Configuration #2: R D ? morpho
Frame rate 3,436 667 184,000
Real-time Freq (kHz) 7,300 188 68
Energy (lJ) 2,900 150 27.1
Table 12 Energy comparison for configurations #1 and #2
Image size 128 256 512 1,024
Configuration #1: R D ? 4 ICM
G4/AM 936 942 9139 9155
Configuration #2: R D ? morpho
G4/PAR 914.4 918.0 961.3 972.1
G4/AM 989 9107 9329 9395
PAR/AM 95.5 95.5 95.5 95.5
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configuration 1 and 2, are running faster, after
SIMDization, than naive Frame Difference.
• Another point for fair comparison, is the cache size
of a RISC. We can see that the G4 is efficient (cpp
low) for size up to 300 9 300. This means that for
smaller size, the G4 efficiency is underestimated,
from an embedded point of view, since it will work
fine with smaller cache. Not only we can apply a
down-clocking frequency for its embedded version,
but we can also reduce its cache (both will decrease
power consumption).
• Down-clocking for System on Chip: Altivec fre-
quency could be as low as 10 MHz for both
configurations and for 128 9 128 and 256 9 256
images.
Retina
• The cost of the serial-bit ALU is a problem for
arithmetic operators. A 8-bit ALU would have a
great impact on performance, but will also have a
negative impact of size and power consumption of
the retina. A material full adder may be a golden
mean to have good arithmetic performance.
• Asynchronous logic and graph manipulation is a
must have for specialized architecture, not only for
low level operations, but also and especially for
middle level operations with irregular processing like
the morphological reconstruction. Next generation of
artificial retina should integrate such kind of silicon
graph management.
Associative Mesh
• Computation results show that the Associative Mesh
is well suited for both configurations. Each sequence
of algorithms takes advantage of one of the Mesh’s
architectural characteristics. For configuration 1, the
massively parallel resources easily handle the amount
of computation required by the ICM relaxation. For
configuration 2, the dynamic reconfiguration of the
graph’s structure allows to efficiently represent the
objects, while the asynchronous implementation of
global operations guarantees a fast processing of the
geodesic reconstruction. In both cases, frame rates are
quite spectacular.
• A remarkable aspect of the algorithms implementa-
tion on the Associative Mesh, in contrast with
PowerPC G4 (and to a lesser extent, with retina) is
that computation time is quasi-independent of the
images’ size or the detected object’s shape.
• The major drawback is the hardware cost of the
Mesh to process big images when compared to the
other architectures. Still, vision SoC implementation
of a 256 9 256 Associative Mesh is compliant with
current technology and only requires 3 times more
transistors than a PowerPC G4 for a 920 faster
computation.
• With such performance, reducing the clock fre-
quency by a factor 10 could still allow to process
more than two thousand 256 9 256 images/s with a
power consumption under 1 W. The Associative
Mesh could then be used in association with a HD
camera on a SoC platform.
5 Conclusion: future architectures
We have presented the implementation of robust sets of
operator for Motion Detection, based on Markov Random
field, Sigma–Delta filtering and morphological operators
like opening, density and Alternate Sequential Filter. These
algorithms have been used to emphasize the intrinsic
qualities and drawbacks of these architectures (Sect. 5.1)
and then to envision the specification of future architec-
tures, first with SWAR paradigm (Sect. 5.2), second with
FPGA-based customization (Sect. 5.3) and finally with
many-core reconfigurable processor (Sect. 5.4).
5.1 Pros and cons of the three architectures
• SWAR is efficient for low level algorithm. Currently
used in RISC processor and also present and custom-
ized in some SoCs.
• Asynchronous Associative Networks. This model of
computation is extremely efficient for both power
consumption and intermediate levels algorithms. It is
efficient for power consumption because asynchronism
mechanism. It is also interesting for speed since, in our
case, up to 40 asynchronous associative operators can
be executed during 1 synchronous cycle. It is also
efficient for intermediate level of processing because
associative networks can be reconfigured and then, an
operator can be applied through a graph, to any
connected components. Any kind of irregular and
CPU intensive algorithms can be handled efficiently,
like geodesic reconstruction, watershed segmentation
and of course, connected component labeling.
• Retinas are very low power embedded architecture. For
tight integration and an optimised connection between
sensor and calculator, retinas outperform SoC and
Vision SoC systems like FPGA ? sensor. But, right
now they are limited to regular processing. Integrating
an associative network inside a retina will allow to use
such a kind of machine for intermediate level algo-
rithm. So a quite complete image processing chain
could fit into a high parallel and versatile system.
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5.2 SWAR enhancement
Nowadays, the two main solutions to computer architecture
limitations are: increasing RISC performance or custom-
izing FPGA.
When RISCs have replaced CISCs using architectural
optimizations like pipeline, registers and cache, the RISC
motto was more instructions per cycle, because they were
using less complex instructions that can be fetched, deco-
ded and executed faster than CISCs can. As at this time, it
was commonly accepted that clock frequency can go
higher and higher. The easiest way, thanks to the tech-
nology, was to increase the clock frequency. At the same
time two evolutions of RISC were released: the superscalar
architecture (multi ALU/FPU per chip) and the VLIW
(Very Long Instruction Word) like the Intel Itanium or the
Texas Instrument C6x DSP family. But since a few years,
clocks frequency does not increase as much as before. The
new RISC motto could be ‘‘more instruction per second’’.
The General Purpose solution is the multicore approach
(see Sect. 5.4) And the Domain Specific solution is SWAR
extension. As we can see in Table 7, the speedup provided
by Altivec—up to 960—released in 1998 is by far, greater
than the current number of cores inside a processor in 2008.
As SWAR implementation requires few transistors because
of the very simple control structure due to SIMD model,
one very efficient way to increase performance could be
‘‘more SWAR into RISC’’
• longer registers: 256 bits or even 512 bits, to process
more data per cycle,
• more smart instructions: Altivec has a very useful
vector permutation unit that provides powerful instruc-
tions like vec sel that is an aesthetic way to perform a
SIMD if then else condition (replacing masks compu-
tations and combinations) or vec perm that can
permute data with any kind of pattern (SSE can only
do regular patterns of interlacing). vec perm is used
for computing unaligned vectors, matrix multiplications
and even for sorting data. Such a kind of unit should be
present in any SWAR architecture,
• more specialized or dedicated instructions like Altivec
vec sum; vec msum that performs reduction into a
register and the SSE2 mm sad epu8ða; bÞ that per-
forms a sum of absolute difference (SAD) between two
registers. This instruction is used in every correlation
algorithm based on block-matching. Adding such an
instruction has been studied into [29].
5.3 FPGA-based customization
Processor customization, as defined for reconfigurable
architectures [39] and embedded systems, have to be
explored. A customizable processor is a General Purpose
Processor (GPP) embedded into a FPGA which cores can
be enhanced. Most major FPGA manufacturers now pro-
vide solutions with softcore customizable FPGA (NIOS 2
for Altera, microblaze for Xilinx). Such technologies have
room for improvements like adding new instructions, new
customized format [37] for specific domain application
[38] but also new dedicated blocks. With a compiler like
C2H for Altera FPGA or DIME-C for Xilinx, a complete C
function can be compiled into a VHDL block and be
directly called inside a C code. GPP and its accelerators
can then be seen as a full system on a chip. With these two
levels of customization (instruction and hardware function)
one can envision to add a new specialized instruction at the
C level or new hardware function. A new instruction could
be b ¼ sigmaDeltaða; bÞ that compares a and b and
increment/decrement b according to the result of the
comparison. Such a function will remove if then else
structure that stalls/flushes the pipeline. On the other hand
an hardware function could implement a morphological
operator. Such hardware implementation can be much
more faster than the sequential execution of the instructions
that compose it, as no more ‘‘register to register’’ stage is
required at each cycle like it is the case for pipeline exe-
cution. One of the best example of processor customization
(not softcore but ASIP) is the Tensilica Xtensa architecture
[37].
5.4 Many-core reconfigurable processor
If classic systems are able to race against Moore’s Law
(bigger caches, more complex branch predictors, more
hardware optimizations), they are slowly but steadily
losing the efficiency race. The amount of transistors
involved in those systems keep increasing, but most of
them are only used to stay on par with Moore’s Predic-
tion. They could be used more efficiently if GPP were no
so ‘‘General Purpose’’ but also target some specific
domains like computer vision or multimedia. The solution
to this problem is brought by recent technology advances
by combining both above solutions: designing reconfigu-
rable parallel processor.
This leads to the fact that different models of compu-
tation have to be implemented in order to fit a given
domain constraints. For example, the PAR can execute
various regular algorithms in a very fast and efficient way
even if the PAR itself is only composed of simple pro-
cessors with few bits of memory. Similarly, the Mesh,
thanks to its asynchronous network can handle irregular
algorithms. Another example of such a processor is the
PIMM [25]. PIMM is dedicated to morphological opera-
tions and use, an explicit hardware queue model to execute
algorithms—like geodesic reconstruction or watershed
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segmentation—faster than a GPP, which are the most used
architecture for such tasks but are, in fact, less efficient.
Currently, multi-cores approach is the leading solution
for Thread Level Parallelism. But these processors are
designed for regular processing, irregular processing still
being out of their range. This also applies to CELL pro-
cessor and GPU: Cell is just a 9-core heterogeneous RISC
processor and GPU—from Nvidia or ATI—are still dedi-
cated to regular processing even if they are going to be
more flexible when used with a Stream Computing lan-
guage—CUDA [11] and Brook GPU [6].
Next generation will include specialized/dedicated logic
to tackle the problem of GPP inefficiency. Adding a custom
part of logic (100–200 millions of transistors) is defini-
tively no more a problem, compared to the total size of a
CPU (800 millions of transistors for current Intel quad
core). One of the most promising architecture of this kind
is the Intel Polaris/Larrabee architecture from Terascale
project [41]. Polaris has a hierarchical bus to connect PEs
together, PEs include an 512-bit SWAR unit and can be
reconfigured, for 3D graphic processing or cryptography.
We believe that adding a custom part of logic into GPP
(100–200 millions of transistors is now just a part of)
dedicated to irregular processing would be a solution to the
problem of GPP inefficiency.
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